<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
  <url>
    <loc>https://soobdal.tistory.com</loc>
    <lastmod>2026-09-09T12:42:45+09:00</lastmod>
    <priority>1.0</priority>
  </url>
<url>
  <loc>https://soobdal.tistory.com/category</loc>
</url>
<url>
  <loc>https://soobdal.tistory.com/category/CMOS%20IC%20Design</loc>
</url>
<url><loc>https://soobdal.tistory.com/tag</loc></url>


<url>
  <loc>https://soobdal.tistory.com/entry/PTAT-Current-Constant-Gm-Biasing-%EC%A0%80%EC%A0%84%EB%A0%A5-Bandgap-Reference-%EB%8B%A4%EC%96%91%ED%95%9C-Bandgap-Reference-RazaviCh12</loc>
  <lastmod>2026-05-12T23:35:45+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/PTAT-CTAT-Bandgap-References-Start-Up-Temperature-CoefficientTC-Design-Issues-RazaviCh12</loc>
  <lastmod>2026-05-12T23:35:47+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Slew-Rate-RazaviCh9</loc>
  <lastmod>2026-05-12T23:35:49+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Common-Mode-FeedbackCMFB-2-Stage-Amp%EC%9D%98-CMFB</loc>
  <lastmod>2026-05-12T23:35:50+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Potentiostat</loc>
  <lastmod>2026-05-12T23:35:51+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Two-Stage-Op-Amp-Gain-Boosting-Regulated-Cascode%EC%9D%98-Frequency-Response-RazaviCh9</loc>
  <lastmod>2026-05-12T23:35:52+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Op-Amp%EC%9D%98-%EC%84%B1%EB%8A%A5-%EC%A7%80%ED%91%9C-One-Stage-Op-Amp-Folded-Cascode-Op-Amp-RazaviCh9</loc>
  <lastmod>2026-05-12T23:35:54+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Feedback%EC%9D%B4-Noise%EC%97%90-%EC%A3%BC%EB%8A%94-%ED%9A%A8%EA%B3%BC-Feedback-%EB%B6%84%EC%84%9D-%EB%B0%A9%EB%B2%95-RazaviCh8</loc>
  <lastmod>2026-05-12T23:35:56+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/4-Feedback-Topologies-Series-Shunt-Series-Series-Shunt-Shunt-Shunt-Series-Feedback-RazaviCh8</loc>
  <lastmod>2026-05-12T23:35:58+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Negative-Feedback-%EA%B5%AC%EC%A1%B0-%EB%B0%8F-%ED%8A%B9%EC%84%B1-Feedforward-Feedback-Open-loop-gain-Closed-loop-gain-RazaviCh5</loc>
  <lastmod>2026-05-12T23:35:58+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Miller-Effect%EC%9D%98-%EC%A0%95%EC%9D%98-%EC%9D%98%EC%9D%98-%EB%B0%8F-%ED%95%9C%EA%B3%84-Gain-Bandwidth-ProductGBW-RazaviCh6</loc>
  <lastmod>2026-05-12T23:36:00+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Circuit-Biasing-Techniques-RazaviCh5</loc>
  <lastmod>2026-05-12T23:36:06+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Active-Current-Mirrors-RazaviCh5</loc>
  <lastmod>2026-05-12T23:36:07+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Differential-pair-with-MOS-Loads</loc>
  <lastmod>2026-05-12T23:36:08+09:00</lastmod>
</url>
<url>
  <loc>https://soobdal.tistory.com/entry/Degenerated-Differential-Pair-Common-Mode-Rejection-RatioCMRR-RazaviCh5</loc>
  <lastmod>2026-05-12T23:36:09+09:00</lastmod>
</url>
</urlset>